- 您现在的位置：买卖IC网 > Sheet目录369 > W972GG6JB-3I (Winbond Electronics)IC DDR2 SDRAM 2GBITS 84WBGA
W972GG6JB
10.1
10.2
10.3
10.4
10.5
10.6
10.7
10.8
10.9
10.10
10.11
10.12
10.13
10.14
10.15
10.16
10.17
10.18
10.19
10.20
10.21
10.22
10.23
10.24
Command Input Timing ....................................................................................................................... 68
ODT Timing for Active/Standby Mode ................................................................................................. 69
ODT Timing for Power Down Mode .................................................................................................... 69
ODT Timing mode switch at entering power down mode .................................................................... 70
ODT Timing mode switch at exiting power down mode ...................................................................... 71
Data output (read) timing .................................................................................................................... 72
Burst read operation: RL=5 (AL=2, CL=3, BL=4) ................................................................................ 72
Data input (write) timing ...................................................................................................................... 73
Burst write operation: RL=5 (AL=2, CL=3, WL=4, BL=4) .................................................................... 73
Seamless burst read operation: RL = 5 ( AL = 2, and CL = 3, BL = 4) ...................................... 74
Seamless burst write operation: RL = 5 ( WL = 4, BL = 4)......................................................... 74
Burst read interrupt timing: RL =3 (CL=3, AL=0, BL=8) ............................................................. 75
Burst write interrupt timing: RL=3 (CL=3, AL=0, WL=2, BL=8) .................................................. 75
Write operation with Data Mask: WL=3, AL=0, BL=4) ............................................................... 76
Burst read operation followed by precharge: RL=4 (AL=1, CL=3, BL=4, tRTP ≤ 2clks) ............ 77
Burst read operation followed by precharge: RL=4 (AL=1, CL=3, BL=8, tRTP ≤ 2clks) ............ 77
Burst read operation followed by precharge: RL=5 (AL=2, CL=3, BL=4, tRTP ≤ 2clks) ............ 78
Burst read operation followed by precharge: RL=6 (AL=2, CL=4, BL=4, tRTP ≤ 2clks) ............ 78
Burst read operation followed by precharge: RL=4 (AL=0, CL=4, BL=8, tRTP > 2clks) ............ 79
Burst write operation followed by precharge: WL = (RL-1) = 3 .................................................. 79
Burst write operation followed by precharge: WL = (RL-1) = 4 .................................................. 80
Burst read operation with Auto-precharge: RL=4 (AL=1, CL=3, BL =8, tRTP ≤ 2clks) ............... 80
Burst read operation with Auto-precharge: RL=4 (AL=1, CL=3, BL=4, tRTP > 2clks) ............... 81
Burst read with Auto-precharge followed by an activation to the same bank (tRC Limit): RL=5
(AL=2, CL=3, internal tRCD=3, BL=4, tRTP ≤ 2clks) ....................................................................................... 81
10.25
Burst read with Auto-precharge followed by an activation to the same bank (tRP Limit): RL=5
(AL=2, CL= 3, internal tRCD=3, BL=4, tRTP ≤ 2clks) ....................................................................................... 82
11.
10.26
10.27
10.28
10.29
10.30
10.31
Burst write with Auto-precharge (tRC Limit): WL=2, WR=2, BL=4, tRP=3 ................................. 82
Burst write with Auto-precharge (WR + tRP Limit): WL=4, WR=2, BL=4, tRP=3 ....................... 83
Self Refresh Timing ................................................................................................................... 83
Active Power Down Mode Entry and Exit Timing ....................................................................... 84
Precharged Power Down Mode Entry and Exit Timing .............................................................. 84
Clock frequency change in precharge Power Down mode ........................................................ 85
PACKAGE SPECIFICATION .............................................................................................................. 86
Package Outline WBGA-84 (11x13 mm )........................................................................................................ 86
2
12.
REVISION HISTORY .......................................................................................................................... 87
Publication Release Date: Nov. 29, 2011
-3-
Revision A02
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
W9751G6IB-25
IC DDR2-800 SDRAM 512MB 84-WBGA
W9751G6KB-25
IC DDR2 SDRAM 512MBIT 84WBGA
W9812G6JH-6I
IC SDRAM 128MBIT 54TSOPII
W9816G6IH-6I
IC SDRAM 16MBIT 50TSOPII
W9825G6JH-6I
IC SDRAM 256MBIT 54TSOPII
W9864G6JH-6I
IC SDRAM 64MBIT 54TSOPII
WM-5614
CABINET WALL MOUNT 37.25X17.9"
WRR-2244
RACK WALL MOUNT RELAY 42" X 19"
相关代理商/技术参数
W972GG8JB
制造商:WINBOND 制造商全称:Winbond 功能描述:32M ??′ 8 BANKS ??′ 8 BIT DDR2 SDRAM
W972GG8JB-18
制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 1.875NS BGA
W972GG8JB-25
制造商:Winbond Electronics Corp 功能描述:2GMB DDRII 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 60WBGA
W972GG8JB-25I
制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 80WBGA
W972GG8JB-3
制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 2G-Bit 256Mx8 1.8V 60-Pin WBGA 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 3NS
W9751G6IB-25
功能描述:IC DDR2-800 SDRAM 512MB 84-WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.173"，4.40mm 宽） 供应商设备封装:8-MFP 包装:带卷 (TR)
W9751G6JB
制造商:WINBOND 制造商全称:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
W9751G6JB-25
制造商:Winbond Electronics Corp 功能描述:512GB DDRII